A riscv processor implementation. Also planning to connect to other peripherals and devices using busses and memory mapping.
