Skip to content

[ISOLDE] Add FZI SW-IP descriptions #163

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
cairo-caplan merged 2 commits into from
Sep 1, 2026
Merged

[ISOLDE] Add FZI SW-IP descriptions #163

Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
21c9fd4
isolde.json: Add safety-gen description
fzi-haxel Aug 31, 2026
97eb31f
isolde.json: Add cosim-gen description
fzi-haxel Aug 31, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
41 changes: 24 additions & 17 deletions ips/isolde.json
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1364,21 +1364,25 @@
},
{
"Project": "ISOLDE",
"Name": "Model-based generation framework for hardware safety pattern",
"URL": "",
"License": "Others",
"Status": "",
"Description": "TBD",
"Name": "safety-gen",
"URL": "https://github.com/fzi-forschungszentrum-informatik/safety-gen",
"License": [
"Apache-2.0",
"LLVM-exception"
],
"Status": "Released",
"Description": "CIRCT/MLIR toolkit that automates the insertion of safety patterns into an existing SoC design.",
"WI": [
"ID 4.2.03"
],
"Partners": "FZI",
"Comment": "TBD. ISOLDE Category 'Operating systems and applications SW'",
"Comment": "Apache V2.0 with LLVM Exceptions. ISOLDE Category 'Operating systems and applications SW'",
"Category": [
"Software"
"Software",
"Tool"
],
"IP_CARD_URL": "",
"IP_CARD_PDF_URL": ""
"IP_CARD_URL": "https://github.com/fzi-forschungszentrum-informatik/safety-gen/blob/main/ip-card/safety-gen.json",
"IP_CARD_PDF_URL": "https://github.com/fzi-forschungszentrum-informatik/safety-gen/blob/main/ip-card/safety-gen.pdf"
},
{
"Project": "ISOLDE",
Expand Down Expand Up @@ -1759,22 +1763,25 @@
},
{
"Project": "ISOLDE",
"Name": "Simulation-based HW/SW co-verification approach",
"URL": "",
"License": "Others",
"Status": "",
"Description": "TBD",
"Name": "cosim-gen",
"URL": "https://github.com/fzi-forschungszentrum-informatik/cosim-gen",
"License": [
"Apache-2.0",
"LLVM-exception"
],
"Status": "Released",
"Description": "Generates a QEMU/RTL co-simulation from an RTL design and its device tree, allowing users to freely configure which components run in RTL while the remaining platform runs in QEMU.",
"WI": [
"ID 4.3.05"
],
"Partners": "FZI",
"Comment": "TBD. ISOLDE Category 'Operating systems and applications SW'",
"Comment": "Apache V2.0 with LLVM Exceptions. ISOLDE Category 'Operating systems and applications SW'",
"Category": [
"Software",
"Tool"
],
"IP_CARD_URL": "",
"IP_CARD_PDF_URL": ""
"IP_CARD_URL": "https://github.com/fzi-forschungszentrum-informatik/cosim-gen/blob/main/ip-card/cosim-gen.json",
"IP_CARD_PDF_URL": "https://github.com/fzi-forschungszentrum-informatik/cosim-gen/blob/main/ip-card/cosim-gen.pdf"
},
{
"Project": "ISOLDE",
Expand Down
Loading