Skip to content

Update Sail to 0.13.1 #1785

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
fourth-bit wants to merge 5 commits into
base: main
Choose a base branch
from
Open

Update Sail to 0.13.1 #1785

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
5 commits
Select commit Hold shift + click to select a range
f66f99c
Update Sail to 0.12
fourth-bit Jun 11, 2026
710fd2b
Update Sail Config Files and Change --trace-all to --trace
fourth-bit Jun 15, 2026
22a8c8a
Merge remote-tracking branch 'origin/main' into update-sail
fourth-bit Jun 26, 2026
8b2e886
Update Sail to 0.13
fourth-bit Jul 22, 2026
1bdc371
Update Sail to 0.13.1
fourth-bit Jul 30, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion bin/installation/sail-install.sh
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -27,7 +27,7 @@
## and limitations under the License.
################################################################################################

RISCV_SAIL_MODEL_VERSION=0.10 # Last release as of Feb 16, 2026
RISCV_SAIL_MODEL_VERSION=0.13.1 # Last release as of July 30, 2026

set -e # break on error
# If run standalone, check environment. Otherwise, use info from main install script
Expand Down
2 changes: 1 addition & 1 deletion examples/exercises/lynn/Makefile
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,7 @@ PROCESSOR_TOP ?= riscvsingle # top-level module name
PROCESSOR_CONFIG ?= $(CURDIR)/sample_processor/config

#--trace-all
SAIL_TRACE_FLAGS ?= --trace-all
SAIL_TRACE_FLAGS ?= --trace

# ---- Synthesis Configuration ---- #
SYNTH_TECH ?= sky130 #tsmc28 #tsmc28psyn
Expand Down
2 changes: 1 addition & 1 deletion tests/riscof/sail_cSim/riscof_sail_cSim.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -122,7 +122,7 @@ def runTests(self, testList, cgf_file=None):
reference_output = re.sub("/src/", "/references/", re.sub(".S", ".reference_output", test))
execute += f"cut -c-{8:g} {reference_output} > {sig_file}" # use cut to remove comments when copying
else:
execute += self.sail_exe[self.xlen] + f" --config {self.pluginpath}/rv{self.xlen}gc.json --trace-all --test-signature={sig_file} {elf} > {test_name}.log 2>&1;"
execute += self.sail_exe[self.xlen] + f" --config {self.pluginpath}/rv{self.xlen}gc.json --trace --test-signature={sig_file} {elf} > {test_name}.log 2>&1;"

make.add_target(execute)
# make.execute_all(self.work_dir)
Expand Down
Loading
Loading