CPU-Cache

a Verilog implementation of a simple processor cache. the cache supports word size of 32 bit. it implements a 32 KiB, 4-way set associative, 2-word block cache. the cache is write-back, write-allocate cache with an LRU replacement policy.