Name		Name	Last commit message	Last commit date
AND_gate		AND_gate
D__flip flop		D__flip flop
JK___flip flop		JK___flip flop
NAND_gate		NAND_gate
NOR_gate		NOR_gate
NOT_gate		NOT_gate
OR_gate		OR_gate
SEVEN__SEGMENTATION		SEVEN__SEGMENTATION
T flip flop		T flip flop
XNOR		XNOR
XOR_gate		XOR_gate
README.md		README.md

Repository files navigation

Digital-Logic-assignment-

Welcome to the Digital-Logic-assignment- repository

THANKS FOR VISITING THE PAGE !!!

About

VHDL___programming

digitallogic vhdl-code vhdl-modules

3 stars

1 watching

Report repository

Releases

Packages

Contributors