Skip to content
View OmarSiwy's full-sized avatar
🤔
Where's my next coop
🤔
Where's my next coop
12 followers · 9 following

Achievements

Achievement: Pull SharkAchievement: Pair Extraordinaire

Achievements

Achievement: Pull SharkAchievement: Pair Extraordinaire

Highlights

  • Pro

Block or report OmarSiwy

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
OmarSiwy/README.md

LinkedIn Badge Instagram Badge Gmail Badge Leetcode Badge

I love talking about Analog Design Tooling & Analog Computing, Message me about them, and I guarantee a response back.

Pinned Loading

  1. UW-ASIC/Philis UW-ASIC/Philis Public

    Automated Analog P&R research

    Rust

  2. UW-ASIC/GPurify UW-ASIC/GPurify Public

    GPU-Accelerated DRC, LVS, PEX, & ERC checks that match propietary checks.

    Rust

  3. Gompute Gompute Public

    An inline OpenCL alternative in Zig, with Zero-Runtime Overhead

    Zig 9 1

  4. ESPice ESPice Public

    Spice Simulator, with Verilog-AMS support, written with modern principles

    Zig 1

  5. cktImg cktImg Public

    A netlist -> Img tool, agnostic backend (latex, C-ABI)

    Zig

  6. VerA VerA Public

    A Verilog-AMS Compiler with SIMD and GPU support as first-class residents

    Zig