Skip to content

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

21 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Analog-and-Digital-VLSI-Design

Fab_design

This repository contains the final report of my ADVD final assignment, wherein I designed 4 input PSUEDO NMOS NOR logic for 180nm SCL technology.

The working schematic is as shown below :

NOR turend OFF

NOR OFF

NOR turned ON

NOR ON

About

Simulation projects on VLSI design.

Topics

Resources

Stars

19 stars

Watchers

1 watching

Forks

Releases

Packages

Contributors

Languages